aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/arm/nacl/include/bits
diff options
context:
space:
mode:
authorRoland McGrath <roland@hack.frob.com>2015-04-17 09:02:19 -0700
committerRoland McGrath <roland@hack.frob.com>2015-04-17 09:02:19 -0700
commitd1e44df1fa5fefd8a083f6c1e909bbcdc97c6438 (patch)
treea76176eca62c0907dd7f135979312c8e55ad06a5 /sysdeps/arm/nacl/include/bits
parentf70925993ada98039250d46c62fb89c168b8f9d6 (diff)
downloadglibc-d1e44df1fa5fefd8a083f6c1e909bbcdc97c6438.tar.xz
glibc-d1e44df1fa5fefd8a083f6c1e909bbcdc97c6438.zip
Add arm-nacl port.
Diffstat (limited to 'sysdeps/arm/nacl/include/bits')
-rw-r--r--sysdeps/arm/nacl/include/bits/setjmp.h38
1 files changed, 38 insertions, 0 deletions
diff --git a/sysdeps/arm/nacl/include/bits/setjmp.h b/sysdeps/arm/nacl/include/bits/setjmp.h
new file mode 100644
index 0000000000..41830e5c79
--- /dev/null
+++ b/sysdeps/arm/nacl/include/bits/setjmp.h
@@ -0,0 +1,38 @@
+/* Private jmp_buf-related definitions. NaCl/ARM version.
+ Copyright (C) 2015 Free Software Foundation, Inc.
+ This file is part of the GNU C Library.
+
+ The GNU C Library is free software; you can redistribute it and/or
+ modify it under the terms of the GNU Lesser General Public
+ License as published by the Free Software Foundation; either
+ version 2.1 of the License, or (at your option) any later version.
+
+ The GNU C Library is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ Lesser General Public License for more details.
+
+ You should have received a copy of the GNU Lesser General Public
+ License along with the GNU C Library. If not, see
+ <http://www.gnu.org/licenses/>. */
+
+#ifndef _INCLUDE_BITS_SETJMP_H
+#define _INCLUDE_BITS_SETJMP_H 1
+
+#ifndef __ASSEMBLER__
+/* Get the public declarations. */
+# include <sysdeps/arm/bits/setjmp.h>
+#endif
+
+/* Register list for a ldm/stm instruction to load/store
+ the general registers from a __jmp_buf.
+
+ The generic ARM definition includes r9 (v6), which is not
+ permitted under NaCl. We add r3 even though it's call-clobbered,
+ just to keep the size the same as the generic version. */
+#define JMP_BUF_REGLIST {r3, v1-v5, sl, fp}
+
+/* Index of __jmp_buf where the sp register resides. */
+#define __JMP_BUF_SP 0
+
+#endif /* include/bits/setjmp.h */