aboutsummaryrefslogtreecommitdiff
path: root/benchtests
diff options
context:
space:
mode:
authorSunil K Pandey <skpgkp2@gmail.com>2025-03-08 08:51:10 -0800
committerSunil K Pandey <skpgkp2@gmail.com>2025-03-13 10:55:25 -0700
commitdded0d20f67ba1925ccbcb9cf28f0c75febe0dbe (patch)
treec7fcb8f1db45fb7ff4cb46a99d2828d49e9e6726 /benchtests
parent5e1a64736ea472274d51073898e4b5f2f23904cc (diff)
downloadglibc-dded0d20f67ba1925ccbcb9cf28f0c75febe0dbe.tar.xz
glibc-dded0d20f67ba1925ccbcb9cf28f0c75febe0dbe.zip
x86_64: Add sinh with FMA
On SPR, it improves sinh bench performance by: Before After Improvement reciprocal-throughput 14.2017 11.815 17% latency 36.4917 35.2114 4% Reviewed-by: H.J. Lu <hjl.tools@gmail.com>
Diffstat (limited to 'benchtests')
-rw-r--r--benchtests/sinh-inputs1
1 files changed, 1 insertions, 0 deletions
diff --git a/benchtests/sinh-inputs b/benchtests/sinh-inputs
index 7b1ac46a39..2fcb2fabf8 100644
--- a/benchtests/sinh-inputs
+++ b/benchtests/sinh-inputs
@@ -1,6 +1,7 @@
## args: double
## ret: double
## includes: math.h
+## name: workload-random
0x1.bcb6129b5ff2bp8
-0x1.63057386325ebp9
0x1.62f1d7dc4e8bfp9