aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86/cacheinfo.c
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2020-07-11 09:04:34 -0700
committerH.J. Lu <hjl.tools@gmail.com>2020-07-11 09:34:03 -0700
commit9016b6f3893789ddfbd978aa572b46b3d3ce762f (patch)
treec810efbead39f0efb54e7e79e4960e84c7718527 /sysdeps/x86/cacheinfo.c
parent758caf37366c3bebd349cd3107341dbfd761189a (diff)
downloadglibc-9016b6f3893789ddfbd978aa572b46b3d3ce762f.tar.xz
glibc-9016b6f3893789ddfbd978aa572b46b3d3ce762f.zip
x86: Remove the unused __x86_prefetchw
Since commit c867597bff2562180a18da4b8dba89d24e8b65c4 Author: H.J. Lu <hjl.tools@gmail.com> Date: Wed Jun 8 13:57:50 2016 -0700 X86-64: Remove previous default/SSE2/AVX2 memcpy/memmove removed the only usage of __x86_prefetchw, we can remove the unused __x86_prefetchw.
Diffstat (limited to 'sysdeps/x86/cacheinfo.c')
-rw-r--r--sysdeps/x86/cacheinfo.c16
1 files changed, 0 insertions, 16 deletions
diff --git a/sysdeps/x86/cacheinfo.c b/sysdeps/x86/cacheinfo.c
index 136809a6d8..5366a37ea0 100644
--- a/sysdeps/x86/cacheinfo.c
+++ b/sysdeps/x86/cacheinfo.c
@@ -536,11 +536,6 @@ long int __x86_rep_movsb_threshold attribute_hidden = 2048;
/* Threshold to use Enhanced REP STOSB. */
long int __x86_rep_stosb_threshold attribute_hidden = 2048;
-#ifndef DISABLE_PREFETCHW
-/* PREFETCHW support flag for use in memory and string routines. */
-int __x86_prefetchw attribute_hidden;
-#endif
-
static void
get_common_cache_info (long int *shared_ptr, unsigned int *threads_ptr,
@@ -831,17 +826,6 @@ init_cacheinfo (void)
/* Account for exclusive L2 and L3 caches. */
shared += core;
}
-
-#ifndef DISABLE_PREFETCHW
- if (max_cpuid_ex >= 0x80000001)
- {
- unsigned int eax;
- __cpuid (0x80000001, eax, ebx, ecx, edx);
- /* PREFETCHW || 3DNow! */
- if ((ecx & 0x100) || (edx & 0x80000000))
- __x86_prefetchw = -1;
- }
-#endif
}
if (cpu_features->data_cache_size != 0)